Improved symmetric multiprocessor support 改進(jìn)了對對稱多處理器的支持
The first 64 - bit symmetric multiprocessor , power3 is completely compatible with the original power instruction set - and compatible with the powerpc instruction set as well 第一個64位對稱多處理器( smp ) , power3完全兼容原來的power指令集,也可以與powerpc指令集很好地兼容。
Explain the design issues ( what should be solved ) for the h . 264 decoder implementations on multi - processor system . ( assume shared memory and symmetric multiprocessor ) 請諸位高手幫忙提示一下:關(guān)于h . 264解碼器在多處理機系統(tǒng)下實現(xiàn)會出現(xiàn)的問題(假設(shè)在共享內(nèi)存和對稱多處理機的條件下) 。
Smpdca architecture has six outstanding excellences : complexity of the control logics of smpdca is lower than large scale superscalar ; supplying shortest inter - processor communication latency using the shared li data cache ; no cost to maintain cache coherence ; hit rate of data cache increase ; easy to reuse many softwares of symmetric multiprocessor ( smp ) ; exploit the parallelism of applications from many levels . this paper present the architecture model of smpdca , and illustrated its function units , and discussed its key techniques , and analyzed the address image policy of multi - ported cache Smpdca結(jié)構(gòu)具有六個突出優(yōu)勢:相對于大規(guī)模的超標(biāo)量結(jié)構(gòu)而言, smpdca結(jié)構(gòu)的控制邏輯復(fù)雜性明顯要低得多;相對于通過共享主存來實現(xiàn)處理器之間的通信的結(jié)構(gòu)而言,通過一個共享的第一級數(shù)據(jù)cache來實現(xiàn)處理器之間的通信的smpdca結(jié)構(gòu)能夠提供非常小的處理器之間的通信延遲;沒有cache一致性維護(hù)開銷;數(shù)據(jù)cache命中率提高;便于smp (對稱多處理器結(jié)構(gòu))的軟件重用;從多個層次上開發(fā)程序的并行性。